Not known Factual Statements About atomic
The memory controller is only answerable for making certain that memory & cache on diverse processors stays dependable - in the event you compose to memory on CPU1, CPU2 won't be capable to study something else from its cache. It is not its duty to be sure that They are equally seeking to manipulate the identical knowledge. There are several small